

# Why 1D for electronics applications





PURDUE  
UNIVERSITY

Discovery Park

Birck Nanotechnology Center


J. Appenzeller

Purdue University & Birck Nanotechnology Center  
West Lafayette, IN 47907



MRSEC meeting, October 17

# Advantages of 1D - electrostatics



## The chain of arguments:

“Nano” allows for improved **electrostatics**


Improved **electrostatics** allows to reduce the **device length**

A reduced **device length** ...

$$\lambda = \sqrt{t_{ox} t_{body} \frac{\epsilon_{body}}{\epsilon_{ox}}}$$

- 1) ... increases the device speed
- 2) ... allows for higher device density
- 3) ... reduces the power consumption


# Advantages of 1D – band movement



... but there is more ...

$$C_{\text{tot}} = e \frac{\partial Q_{\text{tot}}}{\partial \Phi_g} = \frac{C_{\text{ox}} C_q}{C_{\text{ox}} + C_q}$$

$$C_q = e \frac{\partial Q_{\text{tot}}}{\partial \Phi_f^0}$$




$$\delta \Phi_f^0 = \frac{C_{\text{ox}}}{C_{\text{ox}} + C_q} \delta \Phi_g$$


$$\left\{ \begin{array}{l} C_{\text{ox}} \ll C_q : \delta \Phi_f^0 \rightarrow 0 \\ C_q \ll C_{\text{ox}} : \delta \Phi_f^0 \approx \delta \Phi_g \end{array} \right.$$

$$C_q^{1D} \approx e^2 L T_{\text{SB}} (E_f^s - \Phi_f^0) D^{1D} (E_f^s - \Phi_f^0)$$

# Advantages of 1D – quantum capacitance



... but there is more ...



$$C_{tot} = e \frac{\partial Q_{tot}}{\partial \Phi_g} = \frac{C_{ox} C_q}{C_{ox} + C_q}$$

$$C_{ox} \sim \frac{L}{t_{ox}}$$

classical limit

$$C_{tot} \approx C_{ox}$$

$$\tau = \frac{C_{tot} V_{dd}}{I_d} \sim L^2$$

$$P \cdot \tau = C_{tot} V^2 \sim \frac{L}{t_{ox}}$$

diffusive:  $I_d \sim \frac{C_{tot}}{L^2}$

$$C_q \sim L$$

quantum capacitance limit




$$C_{tot} \approx C_q$$

$$\tau = \frac{C_{tot} V_{dd}}{I_d} \sim L^2$$

$$P \cdot \tau = C_{tot} V^2 \sim L$$


# Advantages of 1D - quantum capacitance

... but there is more ...



# Device considerations for CNFETs

What is the right choice  
of CNFET layout?








# Electrical characteristics

## for various CNFET layouts?


a) SB-CNFET




b) C-CNFET (p-type)



c) T-CNFET (p-type)





# The SB-CNFET





# The SB-CNFET



## simulation results



- ◆ electron and hole injection is possible

# The SB-CNFET

## experimental results



$L = 300\text{nm}$



$t_{\text{ox}} = 10\text{nm}$

$t_{\text{NT}} = 1.8\text{nm}$

Ti - contacts  
planar gated

# The SB-CNFET

## simulation results




$L = 20\text{nm}$

$t_{\text{ox}} = 1\text{nm}$

$t_{\text{NT}} = 1.8\text{nm}$



Pd - contacts  
wrap around

# The C-CNFET




# The C-CNFET



experimental results



# The C-CNFET



experimental results



$L = 200\text{nm}$

$t_{ox} = 4\text{nm}$

$t_{NT} = 1.8\text{nm}$


Ti - contacts  
planar gated



# The C-CNFET

experimental results

charge pile-up



$L = 40\text{nm}$

$t_{\text{ox}} = 4\text{nm}$

$t_{\text{NT}} = 1.8\text{nm}$



Pd - contacts

planar gated



# The C-CNFET

simulation results




$L = 20\text{nm}$

$t_{ox} = 1\text{nm}$

$t_{NT} = 1.8\text{nm}$

Pd - contacts  
wrap around

# The T-CNFET





# The T-CNFET






PURDUE UNIVERSITY

Discovery Park

Birck Nanotechnology Center





# The T-CNFET and the SB-CNFET



$$S_{\min} = \frac{k_B T}{|e|} \ln(10)$$

The inverse subthreshold slope  $S$  is always larger than  $\sim 60\text{mV/dec}$  at room-temperature for a conventional MOSFET and even more so for an SB-CNFET


# The T-CNFET



$$S_{\min} \sim \cancel{k_B T}$$



A filter-like arrangement can potentially make  $S$  smaller than 60mV/dec

# The T-CNFET






- ◆ The semiconductor is **one-dimensional**
- ◆ The **body** of the semiconductor is **ultra-thin**
- ◆ Transport in the semiconductor is **ballistic**
- ◆ The **effective masses** of electrons and holes are **small**
- ◆ The **effective masses** of electrons and holes are **similar**
- ◆ The semiconductor has a **direct band gap**

# The T-CNFET



experimental results







# The T-CNFET



PURDUE  
UNIVERSITY



Discovery Park

Birck Nanotechnology Center



# The T-CNFET

simulation results



$L = 20\text{nm}$

$t_{ox} = 1\text{nm}$


$t_{NT} = 1.8\text{nm}$

Pd - contacts  
wrap around


# Electrical characteristics

## for various CNFET layouts!


a) SB-CNFET






b) C-CNFET



c) T-CNFET (p-type)




It is all about tunneling



# Electrical characteristics

## for various CNFET layouts!

simulation results



The ideal choice: A novel tunneling device design

# Acknowledgement



PURDUE  
UNIVERSITY

Discovery Park

Birck Nanotechnology Center

IBM

Z. Chen

Y.-M. Lin

Ph. Avouris

Dortmund University

J. Knoch